Variability effects on Full Adders utilized at Finite Impulse Response (FIR) filter implementation

سال انتشار: 1394
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 805

فایل این مقاله در 15 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

ICESCON01_0546

تاریخ نمایه سازی: 25 بهمن 1394

چکیده مقاله:

In recent years, the variability of integrated circuits and its effects are the subject that has occupied the minds of digital designers. The variability of parameters in deep sub-micron technology has significant effects on the expected response, reliability, accuracy, and delay. These effects usually appear after Integrated Circuits (ICs) are manufactured. Therefore, knowing and predicting variability effects on ICs before they are manufactured and applying these effects in designing them help design and improve them greatly. This paper examines variability from the device level to the module level. To do so, efforts are made to module variability effects on full adders as basic cells in Digital Signal Processing (DSP) blocks in order to extract delays and errors caused by them. Then, the effects of applying these full adders at a higher level of integrated circuits such as digital filters are investigated. For this purpose, 8 types of full adders (i.e., TFA, 11T, CMOS, CPL and Hybrid) are studied under variability effects on a scale below 111 microns.Findings from this study assist digital designers with insights into the amount of delay and error caused by the variability effect at the related gate and help by which designers can select the working frequency of their designing circuits

کلیدواژه ها:

نویسندگان

Farshad Khosravi

Department of Electrical Engineering, Engineering Faculty, Kermanshah Branch, Islamic Azad University, Kermanshah, Iran.

Seyede Tahere Hashemi

Department of Electrical Engineering, Engineering Faculty, Kermanshah Branch, Islamic Azad University, Kermanshah, Iran.

Arash Ahmadi

Department of Electrical Engineering, Engineering Faculty, Kermanshah Branch, Islamic Azad University, Kermanshah, Iran.

Mohammad Saber Setoodeh Kia

Department of Electrical Engineering, Engineering Faculty, Kermanshah Branch, Islamic Azad University, Kermanshah, Iran.

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • Alioto, M. And Palumbo, G. (2112). Analysis and comparison of ...
  • Alioto, M., Palumbo, G. And Pennisi, M. (2111a). Understanding the ...
  • Chang, CH., Gu, J. And Zhang, M. (2118). A review ...
  • Fievet, N., Raghavan, P., Baert, R., Robert, F., Mercha, A., ...
  • Milic, M. And Litovski, V. (2112). New Concepts of Asynchronous ...
  • Shams, A.M., Darwish, T.K. And Bayoumi, M.A. (2112). Performance analysis ...
  • bit CMOS fbull adder cells. IEEE Transactions on Very Large ...
  • Sokolovi' c, M., Litovski, V. And Zwolinski, M. (2112). Efficient ...
  • Zhuang, N. And Wu, H. (1222). A new design of ...
  • Zimmermann, R. And Fichtner, W. (1222). Low-power logic styles: CMOS ...
  • نمایش کامل مراجع