A New Circuit Scheme for Wide Dynamic Circuits
محل انتشار: ماهنامه بین المللی مهندسی، دوره: 31، شماره: 5
سال انتشار: 1397
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 280
فایل این مقاله در 6 صفحه با فرمت PDF قابل دریافت می باشد
- صدور گواهی نمایه سازی
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
JR_IJE-31-5_003
تاریخ نمایه سازی: 10 آذر 1398
چکیده مقاله:
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in gates. Furthermore, the subthreshold leakage current is decreased by using the footer transistor in diode configuration and consequently, the noise immunity is increased in the proposed circuit. Simulation results of wide fan-in OR gates in 90nm CMOS technology demonstrate 48% power reduction and 1.65× noise-immunity improvement at the same delay compared to the conventional dynamic circuit for 32-bit OR gates.
کلیدواژه ها:
نویسندگان
Mohammad Asyaei
School of Engineering, Damghan University