Phoenix-S2: A Low Latency Switch for NoC based on FSM and Locking Mechanism

سال انتشار: 1393
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 526

فایل این مقاله در 8 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

JR_IJOCIT-2-3_001

تاریخ نمایه سازی: 16 فروردین 1395

چکیده مقاله:

Disproportion between gate and wire delays on chip is aggravated by technology shrinking in the deep submicron (DSM) domain. Thus, Network on Chip is proposed to address DSM problem. In this paper we propose a low latency NoC switch based on Deterministic Finite State Machine and port locking mechanism which is implemented by multiplexer. Routing and arbitration operations are done in only one clock. In addition, switch area is reduced significantly in comparison to conventional NoC switches. Proposed Switch is described in VHDL; validation and simulation are performed by ModelSim. Synthesis is executed by Leonardo Spectrum- 98 tool in ASIC and FPGA designs.

نویسندگان

Akram Reza

Sama technical and vocational training college Islamic Azad University Karaj Branch Karaj Iran

Midia Reshadi

Department of Computer Engineering Islamic Azad University Science and Research Branch Tehran Iran