CIVILICA We Respect the Science
(ناشر تخصصی کنفرانسهای کشور / شماره مجوز انتشارات از وزارت فرهنگ و ارشاد اسلامی: ۸۹۷۱)

گواهی نمایه سازی مقاله New Efficient 4-bit Asynchronous Counter

عنوان مقاله: New Efficient 4-bit Asynchronous Counter
شناسه (COI) مقاله: SETCONF01_008
منتشر شده در اولین همایش ملی پیشرفت ها و چالش ها در علوم، مهندسی و فناوری در سال ۱۳۹۴
مشخصات نویسندگان مقاله:

Navid Habibi - Department of Computer Engineering, Islamic Azad University, South Tehran Branch, Tehran, Iran
Razieh Farazkish - Department of Computer Engineering, Islamic Azad University, South Tehran Branch, Tehran, Iran

خلاصه مقاله:
Designing logical circuits with lower hardware implementation is an important issue which is mentioned nowadays. Lower hardware implementation can causes better layout area, switching delay and power consumption. In this paper a novel efficient counter architecture is presented. This component is suitable for designing semiconductor transistor based circuits. A new 4-bit counter is designed which is expandable and is modeled by VHDL. The proposed architecture includes 27 transistors and caused 27 transistors improvement. The proper functionality of the counter is checked by means of computer simulation using ModelSim tool.

کلمات کلیدی:
Asynchronous counter, Transistor, Hardware implementation

صفحه اختصاصی مقاله و دریافت فایل کامل: https://www.civilica.com/Paper-SETCONF01-SETCONF01_008.html