Analysis and Design of a High Performance Radix-۴ Booth Scheme in CMOS Technology

In this paper, a novel high performance structure has been demonstrated which can be widely used for circuit-level realization of radix-۴ Booth scheme. The notable privilege of proposed scheme is its higher speed for generation of Partial Products (PPs) compared to the previous designs. The objective has been achieved by means of the modified truth table of Booth algorithm. Moreover, Pass-Transistor Logic (PTL) has been employed to reduce the middle stage capacitances which has considerably enhanced the operating frequency of the designed architecture. The thorough analysis over previously reported works has also been provided to help the authors for optimized implementation of the Booth circuitry. Simulation results for TSMC ۰.۱۸µm CMOS technology and ۱.۸V power supply using HSPICE indicate the correct operation of the proposed scheme. In addition, the best-reported works have been redesigned and simulated on the same conditions to provide a fair comparative environment with our designed scheme. The results demonstrate the superiority of our circuit over the selected structures.

کلیدواژه ها:

Parallel multiplier ، Radix-۴ Booth Algorithm ، High-Speed ، Partial Product ، Low power